ABSTRACT
Introduction
We are planning to use a custom very large scale integrated circuit ("Microplex")1-4 as a multiplexing readout for silicon strip detectors to be used in the Mark II experiment at the SLAC Linear e+e-Collider. Several studies of the radiation hardness of silicon strip detectors have been done5-9, showing that no significant damage is to be expected from the anticipated levels of radiation of tens of rads per year; however, the radiation hardness of the Microplex chip needed to be tested. In addition, if radiation damage occurred, we wanted to see if annealing at relatively low temperatures (-200°C) could be used to restore the chips to working order. We cannot raise the temperature much higher since that would damage other parts of the detector.
Description of Tests
The Microplex chip uses to as I and II, have been produced. Microplex II has several improvements, including double correlated sample and hold circuitry which improved the signal-to-noise ratio. A further description and details of the performance of this chip may be found in references 1-4. Power must be pulsed on the analog section during beam crossings when the chip will be exposed to radiation; however, power to the digital readout section will be applied only afterwards when no radiation is present. Two sets of irradiation tests were done, the first with no power applied (power off), and the second with power to the analog section pulsed at a 25% duty cycle (referred to as power on), but no power applied to the digital section. We used 25%
instead of a higher duty cycle to avoid possible damage due to heating from power dissipation. voltage was found to increase as the radiation dose-increased.
As can be seen in figure 1 , this increase is a non-linear function of the dosage and is independent of whether or not power was applied to the analog section during irradiation. For most of the chips, at some level of radiation, their performance began to degrade, e.g., the gains of some or all of the channels decreased. The exact criterion used to define chip failure evolved with time as the testing procedures became more quantitative. For most of the chips, the test consisted of looking on an oscilloscope at the amplified output of the Microplex circuit from input calibration pulses equivalent in charge to that of a minimum ionizing particle traversing a 300 gm thick silicon strip detector (approximately 24000 electrons). At this stage, chip failure was defined rather qualitatively as the point at which the gains of some of the channels decreased by roughly a factor of five from their initial values. After these initial studies of chip performance as a function of radiation dose, we saw a need to make more quantitative measurements, particulary to measure the signal-to-noise ratio and to choose more restrictive criteria to define chip failure. We improved the test setup by digitizing the output voltages for each of the 128 channels of the Microplex chip using a CA-MAC BADC'0. The data acquisition used a standard CAMAC system coupled to an LSI-11/73 minicomputer. A series of six runs of approximately 800 pulses each was done. The first was a pedestal run (no calibration lines on), followed by runs in which each of the four calibration lines was in turn switched on, and the last was also a pedestal run. The data were analyzed to extract the pedestal values, the pedestal-subtracted calibration signals (the mean of the distribution), and the noise (defined as the rms width of the calibration signal distribution), from which the signal-to-noise ratio was calculated. The average for all working channels of the calibration signal, the noise, and the signal-to-noise ratio is shown in figure 2 as a function of radiation dose for chip D8. The error bars represent the rms spread over the 121 working channels in this chip. The most notable result is that the noise level increases dramatically above 50 krad, while the signal (i.e. the gains of the amplifiers in the chip) decreases only slightly, causing a steep decline in the signal-to-noise ratio. For the purposes of our silicon strip detector, if the signal-to-noise ratio decreases to below some fraction of its initial value, then that channel will become less useful. Therefore, the criterion for chip failure became the point at which the average signal-to-noise ratio dropped below 70% of its initial value. This more quantitative criterion is roughly a factor of two more strict than the previous qualitative criterion based on There was some concern that a similar dose of synchrotron radiation, off-energy electrons, etc. present in the environment of an e+e-storage ring might be more damaging to the chip. To test this hypothesis, one chip (B3) with power on the analog section at a 25% duty cycle but no power applied to the digital section was placed on the beam pipe near interaction region 12 of the PEP storage ring at the Stanford Linear Accelerator Center. Thermoluminescent dosimeters placed in close physical proximity to the chip were used to monitor the amount of radiation exposure. During a four month period, the chip was removed and tested three times. The gains of the channels remained constant to within 10% of their initial values. Thus, no significant radiation damage was found after an exposure of 77±15 krad. This result is also summarized in table 1 and figure 3. Annealing tests were performed on six (power on) chips which had severe radiation damage. Annealing was not attempted for chips 6K and D9 which had failed after their first 10 krad exposure. Chips were placed in an oven through which dry nitrogen gas was circulated to get a roughly inert atmosphere. The chips remained in the oven during the entire heating and cooling cycle. They were removed when the temperature dropped below roughly 70°C. A typical temperature profile as a function of time is shown in figure 4 . We define 0 c) the annealing time and temperature as the length and average height of the plateau. For annealing times of 1 hour, we tried annealing temperatures of 100, 150, 180, 200, and 2100C. For temperatures below 2000C, no improvement in the chips' performance was found, whereas for annealing temperatures of 2000C and higher, the performance of five of the six chips for which annealing was tried improved to usable levels. However, for chip D8, the noise level did not decrease enough to pass the more strict signal-to-noise ratio criterion used to define chip failure. We then re-irradiated these chips using the same 60Co source and above-described procedures. The level of radiation which produced similar damage to the previous irradiation was markedly lower as shown in table 1 and figure 3; i.e., 10% to 70% of the previous levels. Re-annealing at 2000C did not succeed in returning the chips to usable performance levels. Attempts at 3000C destroyed the chips; however, the exact nature of the damage was not determined. 
